

---

# ELEC 401: Analog CMOS Integrated Circuit Design

## Introduction

Shahriar Mirabbasi

Department of Electrical and Computer Engineering  
University of British Columbia  
[shahriar@ece.ubc.ca](mailto:shahriar@ece.ubc.ca)

# Marking

---

**Assignments** **10%**

4 to 6 assignments.

**Midterms** **25%**

Two in class midterms: October 23<sup>rd</sup> and November 13<sup>th</sup>, 2025.

**Project** **20%**

Design project will be released in the first half of November.

**Final Exam** **45%**

# References

---

- Main reference: Lecture notes
- Recommended Textbook:
  - book Behzad Razavi, *Design of Analog CMOS Integrated Circuits*, McGraw-Hill, 1<sup>st</sup> or 2<sup>nd</sup> edition, 2001 or 2016
- Some other useful references:
  - book T. Chan Carusone, D. Johns and K. Martin, *Analog Integrated Circuit Design*, 2<sup>nd</sup> Edition, John Wiley, 2011
  - book P. Gray, P. Hurst, S. Lewis, and R. Meyer, *Analysis and Design of Analog Integrated Circuits*, 5<sup>th</sup> Edition, John Wiley, 2009
  - book D. Holberg and P. Allen, *CMOS Analog Circuit Design*, 3<sup>rd</sup> Edition, Oxford University Press, 2011
  - book A. Sedra and K.C. Smith (and T. Chan Carusone and V. Gaudet), *Microelectronic Circuits*, 5<sup>th</sup>, 6<sup>th</sup>, 7<sup>th</sup>, or (8<sup>th</sup>) Edition, Oxford University Press, 2004, 2009, 2014, 2020
  - book Journal and conference articles including *IEEE Journal of Solid-State Circuits* and *International Solid-State Circuits Conference*

# Fun to Watch and Check

---

Razavi Electronics 1 - YouTube (45 Lectures)

Razavi Electronics 2 – YouTube (46 Lectures)

William F. Brinkman, Douglas E. Haggan, and William W. Troutman,  
“A History of the Invention of the Transistor and Where It Will Lead Us,” *IEEE Journal of Solid-State Circuits*, volume 32, no. 12, December 1997, pp. 1858-1865

Over 6 Decades of Continued Transistor Shrinkage, Innovation  
(intel.com)

Mark Bohr 2014 IDF Session Presentation (intel.com)

Boris Murmann, “Digitally Assisted Analog Circuits,” *IEEE Micro*, vol. 26, no. 2, pp. 38-47, Mar. 2006.

---

# Fun to Read

---


IEEE Solid-State Circuits Magazine, in particular

- Circuit Intuitions A series of articles prepared by Professor Ali Sheikholeslami and published in IEEE Solid-State Circuits Magazine that provide insights and intuitions into circuit design and analysis.
- "The Analog Mind": A recurring technical column published in the IEEE Solid-State Circuits Magazine, authored by Profesosr Behzad Razavi, focusing on the intuitive and creative processes behind analog circuit design.

# Transistor Era

---

First Transistor invented in Bell Labs (1947)




Dr. John Bardeen (left), Dr. Walter Brattain (right),  
and Dr. William Shockley (center).

Awarded Nobel Prize in Physics in 1956



# First Integrated Circuit

---

- Credit for the first integrated circuit is given to Jack S. Kilby (together with Robert Noyce) while working for Texas Instrument (1958)
- Kilby won the Nobel Prize in Physics in 2000 for his contributions to the invention of integrated circuits.




Jack Kilby






Robert Noyce

# First Planar Integrated Circuit (1961)




# Sneak Preview of a MOS Transistor



# Moore's Law

---


- Named after observation of Gordon Moore (born in 1929), co-founder of Intel



- Around 60 years ago, Moore observed that the number of transistors that could be placed on a chip is doubled every 1.5 to 2 years.
- He predicted that this growth trend will continue and indeed it has been continued to the present.

# Moore's Law


---



Source: Electronics, Volume 38, Number 8, April 19, 1965

---

# Moore's Law




Aspiring to  
**1 Trillion**  
transistors in 2030

- RibbonFET
- PowerVia
- High NA
- 2.5D/3D packaging

Source: "Moore's Law – Now and in the Future," [www.intel.com](http://www.intel.com)

intel.

# Moore's Law




# Moore's Law

## Intel's Components Research (CR) Group

At the Forefront of Moore's Law Innovations

- Technology Development's research group
- Responsible for delivering revolutionary process and packaging technology options that advance Moore's Law and enable Intel products and services
- Strong external collaboration and seamless internal partnership




intel

3

# First Microprocessor

---

**Intel's 4004 (1971) with 2250 transistors in a 12mm<sup>2</sup> area (10- $\mu$ m)**



# Pentium 4

---

42,000,000 transistors in a  $\sim 170\text{mm}^2$  area


**0.18- $\mu\text{m}$  Technology (1999)**




**0.13- $\mu\text{m}$  Technology (2001)**



# Intel Core i7



2010




2015

14 nm CMOS, 1,700,000,000 transistors

# Intel Core i9


Intel Core i9-13900K (10 nm CMOS, ~252 mm<sup>2</sup>, ~25.9 billion transistors)



2022

(Image credit: Fritzchens Fritz)

# Apple M3 in 3-nm CMOS



25 billion transistors 37 billion transistors  
(2023). (2023).

M3 Ultra (2025) has 184 billion transistors,..


92 billion transistors  
(2023)

# THE RELATIVE SIZE OF PARTICLES

From the COVID-19 pandemic to the U.S. West Coast wildfires, some of the biggest threats now are also the most microscopic.

A particle needs to be 10 microns ( $\mu\text{m}$ ) or less before it can be inhaled into your respiratory tract. But just how small are these specks?

Here's a look at the relative sizes of some familiar particles ↗




SOURCES: Clevestream, Daniel Loverbey, EPA, Financial Times, News Medical, Science Direct, SCMP, Susan Sokolowski, Petrocise, U.S. Dept. of Energy  
COLLABORATORS: RESEARCH + WRITING Carmen Ang, Iman Ghosh | DESIGN + ART DIRECTION Harrison Schell

VISUAL  
CAPITALIST

f /visualcapitalist



## How small can a transistor be? The evolution of microprocessor manufacturing processes



Data source: Wikipedia  
Graphics from Intel, ShutterStock, and Wikipedia

www.pingdom.com

# Technology Scaling and Roadmap (Intel)



The diagram illustrates the evolution of chip packaging technologies. On the left, three traditional packages are shown: a Leadframe/Wirebond package, a Flip Chip Ceramic package, and a Flip Chip Organic & Multi Chip Pkg. These are labeled as providing the main function of power and signaling from the motherboard to the die. On the right, the 'Advanced packaging era' is introduced, featuring 2.5D EMIB, 3D Foveros, and 3D Foveros Direct & Omni. These advanced packages are shown as enabling high-density interconnects that allow for larger, more complex die structures from multiple process nodes.

intel.

Leadframe / Wirebond

Flip Chip Ceramic

Flip Chip Organic & Multi Chip Pkg

Package main function:  
provide power and signaling  
from motherboard to die

Advanced packaging era

2.5D EMIB

3D Foveros

2.5D EMIB + 3D Foveros


3D Foveros Direct & Omni

Added Package value:  
high density interconnects that enable larger  
die complexes from multiple process nodes


Source: "Moore's Law – Now and in the Future," [www.intel.com](http://www.intel.com)

# CMOS Wafer


---



(Image credit Kuke Electronics Limited)



**A typical multiproject wafer from Mosis accommodates the needs of integrated device manufacturers and fabless semiconductor companies.**



Source: Kuke Electronics Limited


# CMOS Wafer

---



Source: <https://ece.vt.edu/news/article/life-beyond-silicon>


# Intel 45 nm Process



<http://blog.oregonlive.com/siliconforest/2007/11/intel11.pdf>

# Planar to 3D Structures

---



Planar FET

FinFET





GAAFET  
(Nanowire)

MBCFET™  
(Nanosheet)

Samsung Semiconstoy  
[samsungsemiconstoy.com](http://samsungsemiconstoy.com)

<https://semiconductor.samsung.com/>

# FinFET




# Why Analog?

---


- Most of the physical signals are analog in nature!
  - Sound (listening to music)
  - Electromagnetic waves (mobile phones)
  - Biosignals (ECG)
  - ...
- Although digital is great we need an analog interface to convert these physical signals from analog to digital
- In many applications after processing the signals in digital domain, we need to convert them back to analog.
- Thus analog and mixed-signal (combination of analog and digital) circuits are typically the performance bottlenecks.
- Therefore, analog and mixed-signal designers are still and hopefully will be in demand for the foreseeable future.

# Typical Real World System

---




- Example:



# System


---



Source: R. Saleh *et al.*, "System-on-Chip: Reuse and Integration," *Proceedings of the IEEE*, vol. 94, no. 6, pp. 1050-1069, June 2006, doi: 10.1109/JPROC.2006.873611.


# System on Chip

---



ISSCC 2002

# Chip and System Integration



Source: Cliff Hou (TSMC), ISSCC 2017 (Plenary)