

Simulations in Cadence ICFB6

Last updated: 1/23/2018

Sections of this tutorial have icfb5 screenshots. However, the menu options are same in icfb6.

Sudip Shekhar

Originally prepared by Parisa Behnamfar in 2014 for ICFB5
EECE 457/571F RFIC Design Course, University of British Columbia


In this tutorial you will learn how to run different simulations in Cadence. This tutorial follows Tutorial 1 where you learnt how to draw a schematic and run an AC simulation.

1. Common-source amplifier schematic

First of all, create another cellview in your project library. We will start by designing a common-source amplifier with a resistive load.

To begin with, you may want to add transistors to the schematic window.


For the CS amplifier, the component you need is *nmos1v* from *gpdk045*. As it highlighted in the following picture, you need to specify the *width* and *length* of the transistor.



The screenshot shows the component editor for the *nmos1v* transistor from the *gpdk045* library. The interface includes fields for Library, Cell, View, and Names. Below these are options for adding wire stubs and array settings. The main section contains various parameters for the transistor, such as Model Name, Multiplier, Length, Finger Width, Total Width, Fingers, Folding Threshold, Diff Cont, Gate Connection, Use DFM Rules, S/D Metal Width, Switch S/D, Bodytie Type, and Edit Area & Perim. At the bottom, there are buttons for Hide, Cancel, Defaults, and Help.

Library	gpdk045
Cell	nmos1v
View	symbol
Names	
<input checked="" type="checkbox"/> Add Wire Stubs at: <input type="radio"/> all terminals <input checked="" type="radio"/> registered terminals only	
Array	Rows: 1 Columns: 1
Rotate Sideways Upside Down	
Model Name	g45n1svt
Multiplier	1
Length	45n M
Finger Width	1u M
Total Width	1u M
Fingers	1
Folding Threshold	10u M
Diff Cont	<input checked="" type="checkbox"/>
Gate Connection	None
Use DFM Rules	Minimum
S/D Metal Width	60n M
Switch S/D	<input type="checkbox"/>
Bodytie Type	None
Edit Area & Perim	<input type="checkbox"/>


- ✓ After specifying the above properties then you can put you component in the schematic.




The procedure to instantiate a pmos device is similar to nmos except that you need *pmos_1v* from *gpdk045*.

Next, following the steps of the Tutorial 1, add a resistor (100 Ohms) and connect it to the transistor using a wire. Add gnd to the schematic, and don't forget to connect the bulk of the NMOS to gnd.


You need to bias your common source and for this purpose we use a component called *vdd* as follow. This component is just a symbolic component and it doesn't have any electrical property; it is used just to make the *vdd* connection easier. This component will give a global name to the net attached to it.




Schematic after adding the vdd symbol:




Now you must specify the value of vdd. For this, you will use a dc voltage source (vdc) of 1.2V.




Schematic after adding the final components for biasing:



Now add the input to the circuit; instead of using the exact value for the input, we define it as a variable (V_{in}), then we can sweep this variable later for our DC analysis or other purposes.



Schematic after adding the input source:



Don't forget to label the nets that are important for your design because you can find them easily after the simulation in the simulation results.

Don't forget to check and save your design before any kind of simulation.


2. Running Simulations

Next, let us see how to run different kinds of simulations:


1. [DC Transfer Characteristics](#)
 2. [DC Operating Points](#)
 3. [g_m versus V_{gs} \(and how to use the calculator\)](#)
 4. [AC analysis](#)
 5. [Noise analysis](#)
 6. [Transient analysis](#)
-

1. DC Transfer Characteristics:


Running the DC sweep to get the DC characteristics of the Common Source amplifier.



Before doing the simulation all the variables should be copied to ADE from the schematic of Cellview; in our case it is just one variable that is "Vin". To do this, follow the image below:




Every variable you copy from the Cellview should have a default value before doing the simulation:



Specify the default value for the Variable "Vin"

The ADE GUI after setting the default value for variable "Vin"
 The default value above is 0. Please choose a reasonable value for your simulation. Say 0.6V.



Run the simulation using the “Simulation -> Run”;
Check whether the simulation has been done successfully.

```

/ubc/ece/home/sm/grads/afarsaei/simulation/ResistiveLoad/spectre/sc...
File Help 13
gmin = 1 pS
Convergence achieved in 6 iterations.
Total time required for dc analysis 'dcOp' was 138.653 ms.
dcOpInfo: writing operating point information to rawfile.
*****
DC Analysis 'dc': Vin = (0 -> 1.3)
*****
Important parameter values:
reftol = 1e-03
abstol(I) = 1 pA
abstol(V) = 1 uV
temp = 27 C
trnom = 25 C
tempeffects = all
gmin = 1 pS
dc: Vin = 65e-03 (5 %), step = 65e-03 (5 %)
dc: Vin = 130e-03 (10 %), step = 65e-03 (5 %)
dc: Vin = 195e-03 (15 %), step = 65e-03 (5 %)
dc: Vin = 260e-03 (20 %), step = 65e-03 (5 %)
dc: Vin = 325e-03 (25 %), step = 65e-03 (5 %)
dc: Vin = 390e-03 (30 %), step = 65e-03 (5 %)
dc: Vin = 455e-03 (35 %), step = 65e-03 (5 %)
dc: Vin = 520e-03 (40 %), step = 65e-03 (5 %)
dc: Vin = 585e-03 (45 %), step = 65e-03 (5 %)
dc: Vin = 650e-03 (50 %), step = 65e-03 (5 %)
dc: Vin = 715e-03 (55 %), step = 65e-03 (5 %)
dc: Vin = 780e-03 (60 %), step = 65e-03 (5 %)
dc: Vin = 845e-03 (65 %), step = 65e-03 (5 %)
dc: Vin = 910e-03 (70 %), step = 65e-03 (5 %)
dc: Vin = 975e-03 (75 %), step = 65e-03 (5 %)
dc: Vin = 1.04 (80 %), step = 65e-03 (5 %)
dc: Vin = 1.105 (85 %), step = 65e-03 (5 %)
dc: Vin = 1.17 (90 %), step = 65e-03 (5 %)
dc: Vin = 1.235 (95 %), step = 65e-03 (5 %)
dc: Vin = 1.3 (100 %), step = 65e-03 (5 %)
Total time required for dc analysis 'dc' was 20.1359 ms.
modelParameter: writing model parameter values to rawfile.
element: writing instance parameter values to rawfile.
outputParameter: writing output parameter values to rawfile.
designParamVals: writing netlist parameters to rawfile.
primitives: writing primitives to rawfile.
subckts: writing subcircuits to rawfile.

```


Plot the simulation results (Results -> Direct Plot -> Main Form):

The screenshot shows the Virtuoso Analog Design Environment (ADE) interface. The main window title is "Virtuoso® Analog Design Environment (1)". The status bar indicates "Status: Ready", "T=27 C", and "Simulator: spectre". The menu bar includes "Session", "Setup", "Analyses", "Variables", "Outputs", "Simulation", "Results", "Tools", and "Help". The "Results" menu is open, showing options: "Plot Outputs", "Direct Plot", "Print", "Annotate", "Vector", "Circuit Conditions ...", "Violations Display ...", "Save ...", "Select ...", "Delete ...", and "Printing/Plotting Options ...". The "Direct Plot" option is highlighted in yellow. The "Design" table shows a single entry for "dc" with type "t" and argument "0". The "Design Variables" table shows "Vin" with a value of "0".


#	Type	Arguments...
1	dc	t 0

#	Name	Value	#	Name/Signal/Expr	V
1	Vin	0			

Choose the results you want to see:




Plot of Output Voltage versus Input Voltage:




2. DC Operating Points


Setup analysis to extract small signal parameters of the transistor. First of all you should specify the DC voltage where you want to extract small signal parameters of the transistor.




Choose DC analysis as the analysis you want to run (Don't forget to check "Save DC Operating Point"):



Print the small signal parameters of the transistor (Results -> Print -> DC Operating Points):




Click the component you want to see the DC operating point for. As an example, for the NMOS,




You can also Print DC Node Voltages and they will show up in the schematic window.

3. Plot gm versus Vgs



(Change the schematic to be similar to the following schematic):




Specify the Analysis:





Run the simulation and plot the ID versus Vgs (which is Vin in our design):





Use calculator (Tools -> Calculator) to calculate the derivate of the above figure, which will be gm:



4. AC Analysis:

Set up AC analysis by changing the type of input source to “Vsin” as shown on the next page. Please keep in mind that in this simulation the nonlinear circuit will be linearized around its DC operating point (which is 0.6 V); therefore the amplitude of the AC signal in the following figure (1V) will not break the condition for small signal analysis. It has been chosen just to make the interpretation of the simulation results easier.

Add Instance

Hide Cancel Defaults Help

Library analogLib Browse

Cell vsin

View symbol

Names

Array Rows Columns

Rotate Sideways Upside Down

AC magnitude 1 V

AC phase 0

DC voltage 600.0m V

Offset voltage

Amplitude

Frequency

This is the source that we need for ac Analysis

Second frequency name

Noise file name

Number of noise/freq pairs 0

Number of FM Files none one two

XF magnitude

PAC magnitude

PAC phase

Initial phase for Sinusoid

Amplitude 2

Initial phase for Sinusoid 2

Frequency 2

FM modulation index

FM modulation frequency

AM modulation index

AM modulation frequency


AM modulation phase

Temperature coefficient 1


Temperature coefficient 2

Nominal temperature

The schematic after changing the type of input voltage source:




Final step to set up the AC analysis:




You may of course choose a different frequency sweep range if you are interested in a narrower frequency range.

Plot Simulation results as follow for the Output voltage:




Simulation Results for the Output voltage (These are complex values because they are phasors):



Use the zoom button on the waveform window to highlight the frequency of interest. You may also choose to plot only AC magnitude, AC dB20 (for voltage gain), AC phase, etc.

5. Noise Analysis:

Setting up the noise analysis:



Plot the simulation results:

Virtuoso® Analog Design Environment (1) T=27 C Simulator: spectre 4

Status: Ready

Session Setup Analyses Variables Outputs Simulation **Results** Tools Help

Design

Library	CommonSource	#	Type	Arguments...
Cell	ResistiveLoad	1	noise	1 20G
View	schematic	2	dc	t 0
		3	ac	1 100G

Design Variables


#	Name	Value	#	Name/Signal/Expr	Value
1	Vin	0			

Plotting mode: Append

> Results in ...grads/afarsaei/simulation/ResistiveLoad/spectre/schematic

Results menu items:

- Plot Outputs
- Direct Plot**
- Main Form ...
- Transient Signal
- Transient Minus DC
- Transient Sum
- Transient Difference
- AC Magnitude
- AC dB10
- AC dB20
- AC Phase
- AC Magnitude & Phase
- AC Gain & Phase
- Equivalent Output Noise
- Equivalent Input Noise
- Squared Output Noise**
- Squared Input Noise**
- Noise Figure
- DC



6. Transient Analysis:

Change parameters of the Input source for transient analysis:

Edit Object Properties

OK Cancel Apply Defaults Previous Next Help

Apply To **only current** instance

Show system user CDF

Browse Reset Instance Labels Display


Property	Value	Display
Library Name	analogLib	off
Cell Name	vsin	off
View Name	symbol	off
Instance Name	v2	off

Add Delete Modify

User Property	Master Value	Local Value	Display
Ivignore	TRUE		off

CDF Parameter	Value	Display
AC magnitude	1 V	off
AC phase	0	off
DC voltage	Vin V	off
Offset voltage		off
Amplitude	10m V	off
Frequency	100K Hz	off
Delay time		off
Damping factor		off
First frequency name		off
Second frequency name		off
Noise file name		off
Number of noise/freq pairs	0	off
Number of FM Files	none one two	off
XF magnitude		off
PAC magnitude		off
PAC phase		off
Initial phase for Sinusoid		off
Amplitude 2		off
Initial phase for Sinusoid 2		off
Frequency 2		off
FM modulation index		off
FM modulation frequency		off

Setup Transient Analysis:



Run the simulation and Plot the results you want (Results -> Transient Signal):

