



# EECE 479 Assignment 1 Solutions - Fall 2007

1a) Full Adder, 4bit Ripple Carry




2-1 Mux



Gate Count:

$$\begin{aligned} & 3 \text{ 4-bit Ripple Carry adders} + 4 \text{ bit mux} \\ &= 3 (4 \text{ FA} \times 5 \text{ gates/FA}) + 4 (4 \text{ gates}) \\ &= 60 + 16 \\ &= 76 \text{ gates} \end{aligned}$$

Full Adder Unit



2

5) MUX = 3 delay

$$z_3 = 3 \text{ delay (FA}_0\text{)} + 2 \text{ delay (FA}_{1-2}\text{)} + 2 \text{ delay (FA}_3\text{)}$$

\* Cout is used for the multiplexer's select line

\* for FA<sub>1-3</sub>, by  $t = 3 \text{ delay}$ ,  $A \oplus B$  is ready

$$= 3 + 4 + 2$$

$$= 9 \text{ delay}$$

$$\begin{aligned} & 3 + 9 \text{ delay} = 12 \text{ delay total} \\ & 12 \text{ delay} \times 0.2 = 2.4 \text{ ns.} \end{aligned}$$

2 2) Truth Table:

a	b	c	x	z
0	0	0	0	0
0	0	1	0	1
0	1	0	0	1
0	1	1	1	0
1	0	0	0	1
1	0	1	1	0
1	1	0	1	0
1	1	1	1	1

$$X = AC + BC + AB$$

$$Z = A \oplus B \oplus C$$

This implements a full adder

3 3) Truth Table

e	a	out
0	0	z
0	1	z
1	0	1
1	1	0

This implements a tri-state buffer

12 1c) 4 marks for multiplexer correct  
 4 marks for adder correct  
 4 marks for overall structure correct  
 - marks deducted for overly complicated answers