

Two-Stage CMOS Operational Amplifier Design with SKY130

Warrick Lo

20 February 2026

Contents

1	Introduction	2
1.1	Design Objectives	2
1.2	Physical Constraints	2
2	Circuit Design	2
2.1	Design Topology	2
2.2	Design Schematic	3
3	Simulation Results	3
3.1	Performance Overview	3
3.2	Open-Loop Frequency Response	3
3.3	Closed-Loop Frequency Response	3
4	Conclusion	3

List of Figures

2.1	Design topology	3
2.2	Design schematic	4
3.1	Open-loop Bode plot	5
3.2	Closed-loop Bode plot	5

List of Tables

1.1	Design objectives	2
1.2	Physical constraints	2
3.1	Performance overview	3

1. Introduction

The operational amplifier (often called “op-amp”) is device that amplifies a differential input into a single-ended output voltage. This project and report will focus on the voltage-feedback op-amp, which amplifies the voltage difference between the inputs.

The output voltage of the op-amp can be given by

$$V_{\text{out}} = A_v (V_+ - V_-), \quad (1.1)$$

where V_+ is the non-inverting input, V_- is the inverting input, and A_v is the open-loop gain of the op-amp. An ideal op-amp will have many characteristics, such as infinite open-loop gain A_v , infinite input resistance R_{in} , zero output resistance R_{out} , infinite bandwidth, zero phase shift, and infinite slew rate. Of course, these cannot be physically realised and are limited by real world constraints among other limitations. Operational amplifier designs must therefore carefully balance their characteristics and make trade-offs to achieve their desired performance metrics.

In this project, we will design and simulate a two-stage complementary MOSFET (CMOS) operational amplifier, implemented in SkyWater’s SKY130 open source 130 nm process development kit (PDK).¹ This report will first outline the topology used and design objectives, then go over the design process using open source software tools, and finally an analysis of performance results.

1.1. Design Objectives

Parameter	Symbol	Specification
Supply voltage	V_{DD}	1.8 V
Reference voltage	V_{SS}	0 V
Input common-mode voltage	$V_{\text{in(CM)}}$	0.9 V
Output common-mode voltage	$V_{\text{out(CM)}}$	0.9 V
Power consumption	P	$\leq 400 \mu\text{W}$
Differential output swing	ΔV_{out}	$\geq 1.2 \text{ V}$
Low-frequency differential gain	A_v	$\geq 46 \text{ dB}$
Small-signal unity gain frequency	f_u	$\geq 60 \text{ MHz}$
Phase margin	ϕ_m	$\geq 60^\circ \ \& \ \leq 90^\circ$
Slew rate	S	$\geq 20 \text{ V}/\mu\text{s}$

Table 1.1. Project design objectives.

1.2. Physical Constraints

Parameter	Symbol	Constraint
Maximum length of transistor	L_{max}	650 nm
Maximum width per multiplier	W_{max}	4 μm
Maximum fingers per multiplier	$N_{f, \text{max}}$	1
Maximum number of multipliers	M_{max}	50

Table 1.2. Physical design constraints.

2. Circuit Design

2.1. Design Topology

We will employ a two-stage amplifier design. The first stage is a high-gain differential-to-differential amplifier, and the second stage is a high-swing differential-to-single-ended amplifier. Since we have a differential voltage in between

¹<https://github.com/google/skywater-pdk>.

the two stages, a common-mode feedback circuit is also needed to regulate the DC voltage.




Figure 2.1. Design topology of the operational amplifier.

2.2. Design Schematic

3. Simulation Results

3.1. Performance Overview

Parameter	Symbol	Specification	Achieved
Supply voltage	V_{DD}	1.8 V	1.8 V
Reference voltage	V_{SS}	0 V	0 V
Input common-mode voltage	$V_{in(CM)}$	0.9 V	0.9 V
Output common-mode voltage	$V_{out(CM)}$	0.9 V	0.898 V
Power consumption	P	$\leq 400 \mu W$	282.2 μW
Differential output swing	ΔV_{out}	$\geq 1.2 V$	?
Low-frequency differential gain	A_v	$\geq 46 dB$	50.48 dB
Small-signal unity gain frequency	f_u	$\geq 60 MHz$	66.2 MHz
Phase margin	ϕ_m	$\geq 60^\circ \ \& \ \leq 90^\circ$	75.2°
Slew rate	S	$\geq 20 V/\mu s$	75.8 V/ μs

Table 3.1. Performance results of the final design.

3.2. Open-Loop Frequency Response

3.3. Closed-Loop Frequency Response

4. Conclusion




Figure 2.2. Design schematic of the circuit, with the operating points annotated.




Figure 3.1. Bode plot of the op-amp in the open-loop configuration.




Figure 3.2. Bode plot of the op-amp in the closed-loop configuration.